✦ LIBER ✦

On the design and implementation of a lossless data compression and decompression chip

✍ Scribed by Royals, D.M.; Markas, T.; Kanopoulos, N.; Reif, J.H.; Storer, J.A.

Book ID: 119773852
Publisher: IEEE
Year: 1993
Tongue: English
Weight: 692 KB
Volume: 28
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.236174

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design and implementation of a lossless

Design and implementation of a lossless parallel high-speed data compression system

✍ Milward, M.; Nunez, J.L.; Mulvaney, D. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 922 KB

System-on-a-chip test-data compression a

System-on-a-chip test-data compression and decompression architectures based on Golomb codes

✍ Chandra, A.; Chakrabarty, K. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 373 KB

An on-chip cache compression technique t

An on-chip cache compression technique to reduce decompression overhead and design complexity

✍ Jang-Soo Lee; Won-Kee Hong; Shin-Dug Kim 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 283 KB

This research explores a compressed memory hierarchy model which can increase both the eective memory space and bandwidth of each level of memory hierarchy. It is well known that decompression time causes a critical eect to the memory access time and variable-sized compressed blocks tend to increase

Lossless Compression of Wind Plant Data

✍ Louie, H.; Miguel, A. 📂 Article 📅 2012 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 648 KB

Topology adaptive network-on-chip design

Topology adaptive network-on-chip design and implementation

✍ Bartic, T.A.; Mignolet, J.-Y.; Nollet, V.; Marescaux, T.; Verkest, D.; Vernalde, 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 472 KB

The Design and Implementation of a Hiera

The Design and Implementation of a Hierarchical Networkon-Chip

✍ Chorfi Chandarli Braham; Ji Weixinga; Zhang Lingyu 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 454 KB