✦ LIBER ✦

The Design and Implementation of a Hierarchical Networkon-Chip

✍ Scribed by Chorfi Chandarli Braham; Ji Weixinga; Zhang Lingyu

Book ID: 119356922
Publisher: Elsevier
Year: 2012
Tongue: English
Weight: 454 KB
Volume: 29
Category: Article
ISSN: 1877-7058
DOI: 10.1016/j.proeng.2012.01.423

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Topology adaptive network-on-chip design

Topology adaptive network-on-chip design and implementation

✍ Bartic, T.A.; Mignolet, J.-Y.; Nollet, V.; Marescaux, T.; Verkest, D.; Vernalde, 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 472 KB

Design and implementation of a single-ch

Design and implementation of a single-chip 1-D median filter

✍ Oflazer, K. 📂 Article 📅 1983 🏛 IEEE ⚖ 597 KB

Hardware design and VLSI implementation

Hardware design and VLSI implementation of a byte-wise CRC generator chip

✍ Sait, S.M.; Hasan, W. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 538 KB

Design and Implementation of an On-Chip

Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip

✍ Pham, Phi-Hung; Song, Junyoung; Park, Jongsun; Kim, Chulwoo 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 909 KB

Design and implementation of MPEG-2/DVB

Design and implementation of MPEG-2/DVB scrambler unit and VLSI chip

✍ Won-Ho Kim; Kyung-Jae Chen; Hyun-Suk Cho 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 596 KB

Design and implementation of an RSA cryp

Design and implementation of an RSA cryptosystem using multiple DSP chips

✍ MH Er; DJ Wong; A A-L Sethu; KS Ngeow 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 756 KB