✦ LIBER ✦

Topology adaptive network-on-chip design and implementation

✍ Scribed by Bartic, T.A.; Mignolet, J.-Y.; Nollet, V.; Marescaux, T.; Verkest, D.; Vernalde, S.; Lauwereins, R.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design and Implementation of an On-Chip

✍ Pham, Phi-Hung; Song, Junyoung; Park, Jongsun; Kim, Chulwoo 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 909 KB

System-on-Chip Design and Implementation

✍ Brackenbury, L.E.M.; Plana, L.A.; Pepper, J. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 464 KB

Network-on-chip architectures and design

✍ Benini, L.; Bertozzi, D. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 201 KB

Flattened Butterfly Topology for On-Chip

✍ Kim, J.; Balfour, J.; Dally, W.J. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 139 KB

AEthereal network on chip: concepts, arc

✍ Goossens, K.; Dielissen, J.; Radulescu, A. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 620 KB

Reliable network-on-chip design for mult

✍ Kuei-Chung Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 958 KB