✦ LIBER ✦

Flattened Butterfly Topology for On-Chip Networks

✍ Scribed by Kim, J.; Balfour, J.; Dally, W.J.

Book ID: 114572041
Publisher: IEEE
Year: 2007
Tongue: English
Weight: 139 KB
Volume: 6
Category: Article
ISSN: 1556-6056
DOI: 10.1109/l-ca.2007.10

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Improving Networks-on-Chip performabilit

Improving Networks-on-Chip performability: A topology-based approach

✍ Haytham Elmiligi; Ahmed A. Morgan; M. Watheq El-Kharashi; Fayez Gebali 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 282 KB

Topology adaptive network-on-chip design

Topology adaptive network-on-chip design and implementation

✍ Bartic, T.A.; Mignolet, J.-Y.; Nollet, V.; Marescaux, T.; Verkest, D.; Vernalde, 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 472 KB

Low-power algorithm for automatic topolo

Low-power algorithm for automatic topology generation for application-specific networks on chips

✍ Chang, K.-C.; Chen, T.-F. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 613 KB

Scheduling method based on virtual flatt

Scheduling method based on virtual flattened architecture for Hierarchical system-on-chip

✍ Dong Zhang; Jin-yi Zhang; Xiao-dong Yang; Yi Yang 📂 Article 📅 2009 🏛 Chinese Electronic Periodical Services 🌐 English ⚖ 235 KB

Call For Papers: Networks-on-Chip

📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 33 KB

Research Challenges for On-Chip Intercon

Research Challenges for On-Chip Interconnection Networks

✍ Owens, J.D.; Dally, W.J.; Ho, R.; Jayasimha, D.N.; Keckler, S.W.; Li-Shiuan Peh 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 390 KB