✦ LIBER ✦

AEthereal network on chip: concepts, architectures, and implementations

✍ Scribed by Goossens, K.; Dielissen, J.; Radulescu, A.

Book ID: 118229961
Publisher: IEEE
Year: 2005
Tongue: English
Weight: 620 KB
Volume: 22
Category: Article
ISSN: 0740-7475
DOI: 10.1109/mdt.2005.99

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Network-on-chip architectures and design

Network-on-chip architectures and design methods

✍ Benini, L.; Bertozzi, D. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 201 KB

System-on-Chip Architectures and Impleme

System-on-Chip Architectures and Implementations for Private-Key Data Encryption - [Book Review]

✍ Kitsos, P. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 66 KB

Design methodology for on-chip bus archi

Design methodology for on-chip bus architectures using system-on-chip network protocol

✍ Lee, J. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 720 KB

Network architecture design and implemen

Network architecture design and implementation

✍ Harry Rowbottom 📂 Article 📅 1982 🏛 Elsevier Science 🌐 English ⚖ 470 KB

Flexible router architecture for network

Flexible router architecture for network-on-chip

✍ Mostafa S. Sayed; Ahmed Shalaby; Mohamed El-Sayed; Victor Goulart 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 894 KB

Topology adaptive network-on-chip design

Topology adaptive network-on-chip design and implementation

✍ Bartic, T.A.; Mignolet, J.-Y.; Nollet, V.; Marescaux, T.; Verkest, D.; Vernalde, 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 472 KB