✦ LIBER ✦

On path selection in combinational logic circuits

✍ Scribed by Wing-Ning Li; Reddy, S.M.; Sahni, S.K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Delay abstraction in combinational logic

✍ Kobayashi, N.; Malik, S. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 277 KB

Timing Analysis of Combinational Circuit

✍ Michael Mendler 📂 Article 📅 2000 🏛 Springer 🌐 English ⚖ 184 KB

On the Existence of Combinational Logic

✍ Smith, J.E. 📂 Article 📅 1978 🏛 IEEE 🌐 English ⚖ 938 KB

Path delay fault diagnosis in combinatio

✍ Pant, P.; Yuan-Chieh Hsu; Gupta, S.K.; Chatterjee, A. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 133 KB

Graph-theoretic algorithm for finding ma

✍ Min, H.B.; Park, E.S. 📂 Article 📅 1996 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 662 KB

Complete test-set generation for bridgin

✍ Sanjoy Kumar Basu; Jogesh Chandra Paul; Pramode Ranjan Bhattacharjee 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 588 KB