✦ LIBER ✦

Delay abstraction in combinational logic circuits

✍ Scribed by Kobayashi, N.; Malik, S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

On path selection in combinational logic

✍ Wing-Ning Li; Reddy, S.M.; Sahni, S.K. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 832 KB

Width and depth of combinational logic c

✍ Hiroto Yasuura 📂 Article 📅 1981 🏛 Elsevier Science 🌐 English ⚖ 476 KB

Exact reliability analysis of combinatio

✍ Dokouzgiannis, S.P.; Kontoleon, J.M. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 604 KB

Timing Analysis of Combinational Circuit

✍ Michael Mendler 📂 Article 📅 2000 🏛 Springer 🌐 English ⚖ 184 KB

A generalized fault simulator for combin

✍ Rajesh Raina; T.N. Rajashekhara 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 409 KB

Probabilistic delay evaluation in combin

✍ Francesco Corsi; B. Castagnolo 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 405 KB