✦ LIBER ✦

A generalized fault simulator for combinational logic circuits

✍ Scribed by Rajesh Raina; T.N. Rajashekhara

Book ID: 113211884
Publisher: Elsevier Science
Year: 1989
Tongue: English
Weight: 409 KB
Volume: 15
Category: Article
ISSN: 0045-7906
DOI: 10.1016/0045-7906(89)90016-5

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A generalized fault simulator for combin

A generalized fault simulator for combinational logic circuits : Arajesh Raina and T. N. Rajashekhara. Comput. elect. Engng15(3/4), 89 (1989)

📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 132 KB

Complete test-set generation for bridgin

Complete test-set generation for bridging faults in combinational-logic circuits

✍ Sanjoy Kumar Basu; Jogesh Chandra Paul; Pramode Ranjan Bhattacharjee 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 588 KB

A transistor fault model for nMOS combin

A transistor fault model for nMOS combinational circuits

✍ Asad A. Ismaeel 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 539 KB

Theorems for Fault Collapsing in Combina

Theorems for Fault Collapsing in Combinational Circuits

✍ Audhild Vaaje 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 290 KB

A stuck fault model for dynamic CMOS com

A stuck fault model for dynamic CMOS combinational circuits

✍ Asad A. Ismaeel 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 792 KB

An algorithm for stuck-at fault coverage

An algorithm for stuck-at fault coverage analysis of combinational and sequential logic circuits

✍ Leonard J. Tung 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 726 KB

An algorithm for stuck-at fault coverage analysis of digital logic circuits is presented. Based on a recently developed stuck-at fault model, the algorithm determines the effectiveness of a given test input set. The algorithm is applicable for studying sequential logic circuits, as well as combinati