On Optimal Interconnections for VLSI

✍ Scribed by Andrew B. Kahng, Gabriel Robins (auth.)

Publisher: Springer US
Year: 1995
Tongue: English
Leaves: 301
Series: The Springer International Series in Engineering and Computer Science 301
Edition: 1
Category: Library

No coin nor oath required. For personal study only.

✦ Synopsis

On Optimal Interconnections for VLSI describes, from a geometric perspective, algorithms for high-performance, high-density interconnections during the global and detailed routing phases of circuit layout. First, the book addresses area minimization, with a focus on near-optimal approximation algorithms for minimum-cost Steiner routing. In addition to practical implementations of recent methods, the implications of recent results on spanning tree degree bounds and the method of Zelikovsky are discussed. Second, the book addresses delay minimization, starting with a discussion of accurate, yet algorithmically tractable, delay models. Recent minimum-delay constructions are highlighted, including provably good cost-radius tradeoffs, critical-sink routing algorithms, Elmore delay-optimal routing, graph Steiner arborescences, non-tree routing, and wiresizing. Third, the book addresses skew minimization for clock routing and prescribed-delay routing formulations. The discussion starts with early matching-based constructions and goes on to treat zero-skew routing with provably minimum wirelength, as well as planar clock routing. Finally, the book concludes with a discussion of multiple (competing) objectives, i.e., how to optimize area, delay, skew, and other objectives simultaneously. These techniques are useful when the routing instance has heterogeneous resources or is highly congested, as in FPGA routing, multi-chip packaging, and very dense layouts.
Throughout the book, the emphasis is on practical algorithms and a complete self-contained development. On Optimal Interconnections forVLSI will be of use to both circuit designers (CAD tool users) as well as researchers and developers in the area of performance-driven physical design.

✦ Table of Contents

Front Matter....Pages i-xvii
Preliminaries....Pages 1-15
Area....Pages 16-63
Delay....Pages 64-139
Skew....Pages 140-196
Multiple Objectives....Pages 197-238
Back Matter....Pages 239-286

✦ Subjects

Circuits and Systems; Electrical Engineering; Computer-Aided Engineering (CAD, CAE) and Design

📜 SIMILAR VOLUMES

On optimal interconnections for VLSI

📁 On optimal interconnections for VLSI

✍ Kahng A.B., Robbins G. 📂 Library 📅 1995 🏛 Kluwer 🌐 English

Multi-Net Optimization of VLSI Interconn

📁 Multi-Net Optimization of VLSI Interconnect

✍ Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer (auth.) 📂 Library 📅 2015 🏛 Springer-Verlag New York 🌐 English

<p><p>This book covers layout design and layout migration methodologies for optimizing multi-net wire structures in advanced VLSI interconnects. Scaling-dependent models for interconnect power, interconnect delay and crosstalk noise are covered in depth, and several design optimization problems are

Circuits, Interconnections, and Packagin

📁 Circuits, Interconnections, and Packaging for Vlsi

✍ H. B. Bakoglu 📂 Library 📅 1990 🏛 Addison Wesley Longman Publishing Co 🌐 English

Interconnect RC and Layout Extraction fo

📁 Interconnect RC and Layout Extraction for VLSI

✍ Qing K. Zhu 📂 Library 📅 2002 🏛 Trafford Publishing 🌐 English

This book provides detailed information on the interconnect RC and layut extraction in integrated circuit chips. The RC and layout extraction is a part of the job in the physical design and timing analysis for high-speed circuit design. The accuracy of interconnects RC model as well as the extracted

Advanced Interconnects for ULSI Technolo

📁 Advanced Interconnects for ULSI Technology

📂 Library 📅 2012 🌐 English

Finding new materials for copper/low-k interconnects is critical to the continuing development of computer chips. While copper/low-k interconnects have served well, allowing for the creation of Ultra Large Scale Integration (ULSI) devices which combine over a billion transistors onto a single chip,

Plasma Etching Processes for Interconnec

📁 Plasma Etching Processes for Interconnect Realization in VLSI

✍ Nicolas Posseme 📂 Library 📅 2015 🏛 Elsevier 🌐 English

This is the first of two books presenting the challenges and future prospects of plasma etching processes for microelectronics, reviewing the past, present and future issues of etching processes in order to improve the understanding of these issues through innovative solutions.<br><br>This book focu