On optimal interconnections for VLSI

✍ Scribed by Kahng A.B., Robbins G.

Publisher: Kluwer
Year: 1995
Tongue: English
Leaves: 303
Category: Library

⬇ Acquire This Volume

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

On Optimal Interconnections for VLSI

📁 On Optimal Interconnections for VLSI

✍ Andrew B. Kahng, Gabriel Robins (auth.) 📂 Library 📅 1995 🏛 Springer US 🌐 English

On Optimal Interconnections for VLSI describes, from a geometric perspective, algorithms for high-performance, high-density interconnections during the global and detailed routing phases of circuit layout. First, the book addresses area minimization, with a focus on near-optimal approxim

Multi-Net Optimization of VLSI Interconn

📁 Multi-Net Optimization of VLSI Interconnect

✍ Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer (auth.) 📂 Library 📅 2015 🏛 Springer-Verlag New York 🌐 English

This book covers layout design and layout migration methodologies for optimizing multi-net wire structures in advanced VLSI interconnects. Scaling-dependent models for interconnect power, interconnect delay and crosstalk noise are covered in depth, and several design optimization problems are

Circuits, Interconnections, and Packagin

📁 Circuits, Interconnections, and Packaging for Vlsi

✍ H. B. Bakoglu 📂 Library 📅 1990 🏛 Addison Wesley Longman Publishing Co 🌐 English

Interconnect RC and Layout Extraction fo

📁 Interconnect RC and Layout Extraction for VLSI

✍ Qing K. Zhu 📂 Library 📅 2002 🏛 Trafford Publishing 🌐 English

This book provides detailed information on the interconnect RC and layut extraction in integrated circuit chips. The RC and layout extraction is a part of the job in the physical design and timing analysis for high-speed circuit design. The accuracy of interconnects RC model as well as the extracted

Advanced Interconnects for ULSI Technolo

📁 Advanced Interconnects for ULSI Technology

📂 Library 📅 2012 🌐 English

Finding new materials for copper/low-k interconnects is critical to the continuing development of computer chips. While copper/low-k interconnects have served well, allowing for the creation of Ultra Large Scale Integration (ULSI) devices which combine over a billion transistors onto a single chip,

Plasma Etching Processes for Interconnec

📁 Plasma Etching Processes for Interconnect Realization in VLSI

✍ Nicolas Posseme 📂 Library 📅 2015 🏛 Elsevier 🌐 English

This is the first of two books presenting the challenges and future prospects of plasma etching processes for microelectronics, reviewing the past, present and future issues of etching processes in order to improve the understanding of these issues through innovative solutions. This book focu