✦ LIBER ✦

Noise margins for Josephson logic and memory devices

✍ Scribed by Kadlec, J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Noise margin criteria for digital logic

✍ Hauser, J.R. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 523 KB

Charge redistribution and noise margins

✍ Pretorius, J.; Shubat, A.; Salama, C. 📂 Article 📅 1986 🏛 IEEE ⚖ 892 KB

High-speed switching and logic circuits

✍ Chan, H.; Lum, W.; Duzer, T. 📂 Article 📅 1975 🏛 IEEE 🌐 English ⚖ 402 KB

Nanoimprint for future non-volatile memo

✍ M. Meier; C. Nauenheim; S. Gilles; D. Mayer; C. Kügeler; R. Waser 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 427 KB

Memory and logic circuits using semicond

✍ Lum, W.; Chan, H.; Van Duzer, T. 📂 Article 📅 1977 🏛 IEEE 🌐 English ⚖ 404 KB

Alternative dielectrics to silicon dioxi

✍ Kingon, Angus I.; Maria, Jon-Paul; Streiffer, S. K. 📂 Article 📅 2000 🏛 Nature Publishing Group 🌐 English ⚖ 232 KB