A novel ternary logic circuit using Jose
โ
Morisue, M.; Oochi, K.; Nishizawa, M.
๐
Article
๐
1989
๐
IEEE
๐
English
โ 314 KB