✦ LIBER ✦

Noise margin criteria for digital logic circuits

✍ Scribed by Hauser, J.R.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Worst-case static noise margin criteria

✍ Lohstroh, J.; Seevinck, E.; de Groot, J. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 575 KB

Influence of transistor parameters on th

✍ De Vusser, S.; Genoe, J.; Heremans, P. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 392 KB

Noise margins for Josephson logic and me

✍ Kadlec, J. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 400 KB

Low-noise logic for mixed-mode VLSI circ

✍ Sayfe Kiaei; David J. Allstot 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 993 KB

High-performance noise-tolerant circuit

✍ Frustaci, F.; Corsonello, P.; Perri, S.; Cocorullo, G. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 712 KB

A vertical resonant tunneling transistor

✍ Stock, J.; Malindretos, J.; Indlekofer, K.M.; Pottgens, M.; Forster, A.; Luth, H 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 115 KB