𝔖 Bobbio Scriptorium
✦   LIBER   ✦

New XOR/XNOR and full adder circuits for low voltage, low power applications

✍ Scribed by Hanho Lee; Gerald E. Sobelman

Publisher
Elsevier Science
Year
1998
Tongue
English
Weight
508 KB
Volume
29
Category
Article
ISSN
0026-2692

No coin nor oath required. For personal study only.

✦ Synopsis

In this paper, the new low voltage operation exclusive-OR and exclusive-NOR circuits are proposed and a new full adder circuit has been developed. Since the dynamic power dissipation in CMOS is proportional to V 2, low voltage operation of the circuit is an important issue. The main design objectives for these new circuits are low power dissipation and full voltage swing at a low supply voltage (Vda = 2 V). Several XOR circuits have been fully simulated using HSPICE with a 0.4/~m CMOS technology at a low supply voltage. The proposed XOR and XNOR circuits are compared with previously known circuits and shown to provide superior performance. The low voltage full adder circuit has been implemented using the new XOR, XNOR and MUX circuits. The simulation shows that the new low voltage full adder has less power dissipation and a smaller power-delay product than previous full adder circuits.

πŸ“œ SIMILAR VOLUMES

High-performance low-power 27-GHz CMOS v
High-performance low-power 27-GHz CMOS voltage-controlled oscillator for Ka-band applications
✍ Mei-Ling Yeh; Yao-Chian Lin; Chung-Cheng Chang πŸ“‚ Article πŸ“… 2011 πŸ› John Wiley and Sons 🌐 English βš– 243 KB

## Abstract A new low‐power 27.07‐GHz voltage controlled oscillator is designed for Ka‐band applications in this article. Body bias technique is used for the low‐power and low‐phase noise VCO design. The VCO can be tuned from 26.35 to 27.102 GHz. The measured phase noise is βˆ’106.2 dBc/Hz at 1 MHz o

Wide operating voltage range and low pow
Wide operating voltage range and low power consumption EPROM structure for consumer oriented ASIC applications: T Maruyama, Y Kawamura, N Kitagawa, K Shinada, N Hanada, Y Suzuki (Toshiba Semicond. Syst. Eng. Center, Kawasaki, Japan) Proceedings of the IEEE 1988 Custom Integrated Circuits Conference (Cat. No. 88CH2584-1), Rochester, NY, USA, 16–19 May 1988 (New York, NY, USA: IEEE 1988), pp. 4.1/1βˆ’4
πŸ“‚ Article πŸ“… 1988 πŸ› Elsevier Science 🌐 English βš– 99 KB

A testable design of dynamic random-access memory (DRAM) architecture which allows one to access multiple cells in a word line simultaneously is presented. The technique utilises the two-dimensional (2-D) organisation of the DRAM and the resulting speedup of the conventional algorithm is considerabl