✦ LIBER ✦

Modeling of Gate Current and Capacitance in Nanoscale-MOS Structures

✍ Scribed by J. P. Sun; Wei Wang; Toru Toyabe; Ning Gu; Pinaki Mazumder

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Modeling study of ultrathin gate oxides

✍ Yang, N.; Henson, W.K.; Hauser, J.R.; Wortman, J.J. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 168 KB

Capacitance-voltage and current-voltage

✍ P.K. Dubey; V.A. Filikov; J.G. Simmons 📂 Article 📅 1976 🏛 Elsevier Science 🌐 English ⚖ 716 KB

Accumulation gate capacitance of MOS dev

✍ Islam, A.E.; Haque, A. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 304 KB

An analytical model for the gate capacit

✍ Greeneich, E.W. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 194 KB

Capacitance and current–voltage simulati

✍ S. Croci; C. Plossu; S. Burignat; P. Boivin 📂 Article 📅 2003 🏛 Springer US 🌐 English ⚖ 283 KB

Compact subthreshold current and capacit

✍ U. Monga; H. Børli; T.A. Fjeldly 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 615 KB