✦ LIBER ✦

Minimal March Tests for Detection of Dynamic Faults in Random Access Memories

✍ Scribed by G. Harutunyan; V. A. Vardanian; Y. Zorian

Publisher: Springer US
Year: 2007
Tongue: English
Weight: 321 KB
Volume: 23
Category: Article
ISSN: 0923-8174
DOI: 10.1007/s10836-006-9504-8

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Efficient March Test Procedure for Dynam

Efficient March Test Procedure for Dynamic Read Destructive Fault Detection in SRAM Memories

✍ Luigi Dilillo; Patrick Girard; Serge Pravossoudovitch; Arnaud Virazel; Simone Bo 📂 Article 📅 2005 🏛 Springer US 🌐 English ⚖ 522 KB

March SR3C: A Test for a reduced model o

March SR3C: A Test for a reduced model of all static simple three-cell coupling faults in random-access memories

✍ Petru Caşcaval; Doina Caşcaval 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 411 KB

Analysis of Dynamic Faults in Embedded-S

Analysis of Dynamic Faults in Embedded-SRAMs: Implications for Memory Test

✍ Simone Borri; Magali Hage-Hassan; Luigi Dilillo; Patrick Girard; Serge Pravossou 📂 Article 📅 2005 🏛 Springer US 🌐 English ⚖ 497 KB

Schemes of dynamic redundancy for fault

Schemes of dynamic redundancy for fault tolerance in random access memories : Karl E. Grosspietsch. IEEE Trans. Reliab. R-37, 331 (1988)

📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 126 KB

Fault-tolerance considerations for redun

Fault-tolerance considerations for redundant binary-tree-dynamic random-access-memory (RAM) chips: Ciciani, BIEEE Trans. Reliab. Vol 41 No 1 (March 1992) pp 139–148

📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 115 KB

Parallel testing of parametric faults in

Parallel testing of parametric faults in a three-dimensional dynamic random-access memory: P Mazumder (Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA) IEEE J. Solid State Circuits (USA), vol. 23, no. 4, pp. 933–941 (Aug. 1988)

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 99 KB

A testable design of dynamic random-access memory (DRAM) architecture which allows one to access multiple cells in a word line simultaneously is presented. The technique utilises the two-dimensional (2-D) organisation of the DRAM and the resulting speedup of the conventional algorithm is considerabl