✦ LIBER ✦

MACLOS-mask checking logic simulator [for MOS LSI]

✍ Scribed by Hirabayashi, K.; Kawamura, M.

Book ID: 119797950
Publisher: IEEE
Year: 1980
Tongue: English
Weight: 289 KB
Volume: 15
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.1980.1051402

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

LOMACH — a MOS circuit mask checking log

LOMACH — a MOS circuit mask checking logic simulator

✍ L. Szántó 📂 Article 📅 1982 🏛 Elsevier Science 🌐 English ⚖ 605 KB

Logic simulators were originally developed for logic diagram verification. Their use for mask verification is a complex task of logic diagram recognition based on the information gained from masks to be made. The simulator LOMACH is based on the idea that logic states do not propagate through the no

Delay-Time Modeling for ED MOS Logic LSI

✍ Tokuda, T.; Okazaki, K.; Sakashita, K.; Ohkura, I.; Enomoto, T. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 892 KB

CASTAM: A process variation analysis sim

CASTAM: A process variation analysis simulator for MOS LSI's

✍ Aoki, Y.; Toyabe, T.; Asai, S.; Hagiwara, T. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 657 KB

Current-limited switch-level timing simu

Current-limited switch-level timing simulator for MOS logic networks

✍ Ruan, G.; Vlach, J.; Barby, J.A. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 743 KB

A Monte Carlo based circuit-level method

A Monte Carlo based circuit-level methodology for algorithmic design of MOS LSI static random logic circuits

✍ Puri, Y. 📂 Article 📅 1977 🏛 IEEE 🌐 English ⚖ 597 KB

A Mathematical Model Characterizing Four

A Mathematical Model Characterizing Four-Phase MOS Circuits for Logic Simulation

✍ Yen, Y.T. 📂 Article 📅 1968 🏛 IEEE 🌐 English ⚖ 833 KB