✦ LIBER ✦
Current-limited switch-level timing simulator for MOS logic networks
✍ Scribed by Ruan, G.; Vlach, J.; Barby, J.A.
- Book ID
- 119777880
- Publisher
- IEEE
- Year
- 1988
- Tongue
- English
- Weight
- 743 KB
- Volume
- 7
- Category
- Article
- ISSN
- 0278-0070
- DOI
- 10.1109/43.3205
No coin nor oath required. For personal study only.