✦ LIBER ✦

Delay-Time Modeling for ED MOS Logic LSI

✍ Scribed by Tokuda, T.; Okazaki, K.; Sakashita, K.; Ohkura, I.; Enomoto, T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Delay-time evaluation in ED MOS logic LS

✍ Auvergne, D.; Cambon, G.; Deschacht, D.; Robert, M.; Sagnes, G.; Tempier, V. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 810 KB

Delay-Conscious Switch-Level Modeling of

✍ L. A. Zolotorevich 📂 Article 📅 2003 🏛 Springer 🌐 English ⚖ 57 KB

An accurate and efficient delay time mod

✍ Young-Hyun Jun; Ki Jun; Song-Bai Park 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 378 KB

MACLOS-mask checking logic simulator [fo

✍ Hirabayashi, K.; Kawamura, M. 📂 Article 📅 1980 🏛 IEEE 🌐 English ⚖ 289 KB

An Efficient Delay Model for MOS Current

✍ Musa, Osman; Shams, Maitham 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 651 KB

Logic models for continuous time

✍ Morin, L. 📂 Article 📅 1997 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 977 KB