✦ LIBER ✦

Delay-time evaluation in ED MOS logic LSI

✍ Scribed by Auvergne, D.; Cambon, G.; Deschacht, D.; Robert, M.; Sagnes, G.; Tempier, V.

Book ID: 119798569
Publisher: IEEE
Year: 1986
Tongue: English
Weight: 810 KB
Volume: 21
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.1986.1052525

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Delay-Time Modeling for ED MOS Logic LSI

✍ Tokuda, T.; Okazaki, K.; Sakashita, K.; Ohkura, I.; Enomoto, T. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 892 KB

An accurate and efficient delay time mod

An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation

✍ Young-Hyun Jun; Ki Jun; Song-Bai Park 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 378 KB

Unified Logical Effort—A Method for Dela

Unified Logical Effort—A Method for Delay Evaluation and Minimization in Logic Paths With Interconnect

✍ Morgenshtein, A.; Friedman, E.G.; Ginosar, R.; Kolodny, A. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 840 KB

Laboratory sample turnaround times: do t

Laboratory sample turnaround times: do they cause delays in the ED?

✍ Dipender Gill; Sean Galvin; Mark Ponsford; David Bruce; John Reicher; Laura Pres 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 390 KB

Measurement of the average delay time of

Measurement of the average delay time of signal propagation in high-speed logic elements

✍ V. M. Barbasov 📂 Article 📅 1973 🏛 Springer US 🌐 English ⚖ 186 KB

Quantitative evaluation of delay time in

Quantitative evaluation of delay time in the single-flux-quantum circuit

✍ S. Iwasaki; M. Tanaka; N. Irie; A. Fujimaki; N. Yoshikawa; H. Terai; S. Yorozu 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 221 KB

We measured the delay times of several components of the rapid single-flux-quantum (RSFQ) circuit using ring oscillators so as to improve the precision in the timing design. The delay time deviates from the designed value because of wafer-to-wafer and on-wafer parameter spreads. In addition, three-d