✦ LIBER ✦

LPRAM: a novel low-power high-performance RAM design with testability and scalability

✍ Scribed by Bhattacharjee, S.; Pradhan, D.K.

Book ID: 117907154
Publisher: IEEE
Year: 2004
Tongue: English
Weight: 491 KB
Volume: 23
Category: Article
ISSN: 0278-0070
DOI: 10.1109/tcad.2004.826581

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Testable PLA Design with Low Overhead

A Testable PLA Design with Low Overhead and High Fault Coverage

✍ Khakbaz, Javad 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 595 KB

A High-Performance PLL With a Low-Power

A High-Performance PLL With a Low-Power Active Switched-Capacitor Loop Filter

✍ Yu Song; Ignjatovic, Z. 📂 Article 📅 2011 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 463 KB

A design of high-performance pipelined a

A design of high-performance pipelined architecture for H.264/AVC CAVLC decoder and low-power implementation

✍ Byung-Yup Lee; Kwang-Ki Ryoo 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 596 KB

A novel two-phase BPM drive system with

A novel two-phase BPM drive system with high power density and low cost

✍ Yue Li; Walls, T.A.; Lloyd, J.D.; Skinner, J.L. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 309 KB

Design and optimization of a low-power a

Design and optimization of a low-power and very-high-performance 0.25 μm advanced pnp bipolar process

✍ Boualem Djezzar 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 432 KB

The low-power and very-high-performance 0.25/~m vertical pnp bipolar process is designed and characterized by using the mixed two-dimensional numerical device/circuit simulator (CODECS). This pnp transistor has a 25 nmwide emitter, a 38 nm-wide base region, a current gain of 17 (without poly-Si emkt

An advanced PNP bipolar transistor desig

An advanced PNP bipolar transistor design for a low-power and very-high-performance quarter-micron CBiCMOS process

✍ B. Djezzar; M.T. Belaroussi 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 370 KB