✦ LIBER ✦

Low-voltage adders for power-efficient arithmetic circuits

✍ Scribed by M Margala

Book ID: 108361708
Publisher: Elsevier Science
Year: 1999
Tongue: English
Weight: 319 KB
Volume: 30
Category: Article
ISSN: 0026-2692
DOI: 10.1016/s0026-2692(99)00048-8

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Mixed Full Adder topologies for high-per

Mixed Full Adder topologies for high-performance low-power arithmetic circuits

✍ M. Alioto; G. Di Cataldo; G. Palumbo 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 217 KB

Low-voltage power-efficient BiDPL adder

Low-voltage power-efficient BiDPL adder for VLSI applications

✍ Martin Margala; Nelson G Durdle 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 206 KB

New XOR/XNOR and full adder circuits for

New XOR/XNOR and full adder circuits for low voltage, low power applications

✍ Hanho Lee; Gerald E. Sobelman 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 508 KB

In this paper, the new low voltage operation exclusive-OR and exclusive-NOR circuits are proposed and a new full adder circuit has been developed. Since the dynamic power dissipation in CMOS is proportional to V 2, low voltage operation of the circuit is an important issue. The main design objective

Low-voltage low-power CMOS full adder

✍ Radhakrishnan, D. 📂 Article 📅 2001 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 654 KB

Low-voltage low-power operational amplif

Low-voltage low-power operational amplifier for SC circuits

✍ Fan, M.; Ren, J.; Guo, Y.; Li, Y.; Li, N.; Ye, F.; Xu, J. 📂 Article 📅 2009 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 176 KB

High performance low power CMOS dynamic

High performance low power CMOS dynamic logic for arithmetic circuits

✍ Victor Navarro-Botello; Juan A. Montiel-Nelson; Saeid Nooshabadi 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 296 KB