✦ LIBER ✦

Logic-level mapping of high-level faults

✍ Scribed by F. Fummi; C. Marconcini; G. Pravadelli

Book ID: 108298600
Publisher: Elsevier Science
Year: 2005
Tongue: English
Weight: 517 KB
Volume: 38
Category: Article
ISSN: 0167-9260
DOI: 10.1016/j.vlsi.2004.07.007

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Mixed level test generation for high fau

Mixed level test generation for high fault coverage

✍ U. Hübner; H. Hinsen; M. Hofebauer; H.T. Vierhaus 📂 Article 📅 1991 🏛 Elsevier Science ⚖ 581 KB

High-Level Fault Modeling in Surface-Mic

High-Level Fault Modeling in Surface-Micromachined MEMS

✍ N. Deb; R. D. (Shawn) Blanton 📂 Article 📅 2001 🏛 Springer 🌐 English ⚖ 161 KB

Method of high-level technology mapping

Method of high-level technology mapping based on knowledge(rule)

✍ Cong Ma; Zuojian Wang; Mingye Liu 📂 Article 📅 2001 🏛 SP Science Press 🌐 English ⚖ 432 KB

Applying bibliometric mapping in a high

Applying bibliometric mapping in a high level science policy context

✍ Ed C. M. Noyons; Clara Calero-Medina 📂 Article 📅 2008 🏛 Springer Netherlands 🌐 English ⚖ 980 KB

High-level language implementation of bi

High-level language implementation of bit map inverted files

✍ Don P. Ragan; Steven A. Jones 📂 Article 📅 1978 🏛 Elsevier Science 🌐 English ⚖ 818 KB

A system of bit map inverted files has been implemented on an interactive interpreter computer system (MUMPS-PC). This has made search performance previously available only in machine language available to the high-level language programmer. The superior flexibility of the technique over conventiona

Modelling and testing for stuck faults i

Modelling and testing for stuck faults in asymptotically zero power split-level charge recovery logic circuits

✍ Asad A. Ismaeel; Rakesh Bhatnagar 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 764 KB