✦ LIBER ✦

Layout Dependent Matching Analysis of CMOS Circuits

✍ Scribed by Kenichi OKADA; Hidetoshi ONODERA; Keikichi TAMARU

Book ID: 110263416
Publisher: Springer
Year: 2000
Tongue: English
Weight: 141 KB
Volume: 25
Category: Article
ISSN: 0925-1030
DOI: 10.1023/a:1008386116423

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Post-layout timing simulation of CMOS ci

Post-layout timing simulation of CMOS circuits

✍ Deschacht, D.; Robert, M.; Azemard-Crestani, N.; Auvergne, D. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 736 KB

Efficient timing analysis for CMOS circu

Efficient timing analysis for CMOS circuits considering data dependent delays

✍ Shang-Zhi Sun; Du, D.H.C.; Hsi-Chuan Chen 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 176 KB

Temperature dependence of latchup in CMO

Temperature dependence of latchup in CMOS circuits

✍ Dooley, J.G.; Jaeger, R.C. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 277 KB

Characterization of layout dependent the

Characterization of layout dependent thermal coupling in SOI CMOS current mirrors

✍ Tenbroek, B.M.; Redman-White, W.; Lee, M.S.L.; Bunyan, R.J.T.; Uren, M.J.; Bruns 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 724 KB

Layout-dependent STI stress analysis and

Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization

✍ Xue, Jiying (author);Ye, Zuochang (author);Deng, Yangdong (author);Wang, Hongrui 📂 Article 📅 2009 🏛 Institute of Electrical and Electronics Engineers ⚖ 428 KB

Delay analysis of UDSM CMOS VLSI circuit

Delay analysis of UDSM CMOS VLSI circuits

✍ Jagannath Samanta; Bishnu Prasad De 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 492 KB