Low-jitter design method based on n-doma
Low-jitter design method based on n-domain jitter analysis for 10 Gbit/s clock and data recovery ICs
โ
Kishine, K.; Inaba, H.; Nakamura, Ma.; Nakamura, Mi.; Ohtomo, Y.; Onodera, H.
๐
Article
๐
2009
๐
The Institution of Electrical Engineers
๐
English
โ 180 KB