✦ LIBER ✦

Investigation of Negative Gate Capacitance in MOS-Gated Power Devices

✍ Scribed by Long, Hong Yao; Sweet, Mark R.; Narayanan, Ekkanath Madathil Sankara

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Gate capacitance attenuation in MOS devi

✍ Krisch, K.S.; Bude, J.D.; Manchanda, L. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 399 KB

Transformerless capacitive coupling of g

✍ Hess, H.L.; Baker, R.J. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 147 KB

Accumulation gate capacitance of MOS dev

✍ Islam, A.E.; Haque, A. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 304 KB

Capacitance Oscillations in Cylindrical

✍ S. Chin; V. Ligatchev 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 385 KB

Modeling of Gate Current and Capacitance

✍ J. P. Sun; Wei Wang; Toru Toyabe; Ning Gu; Pinaki Mazumder 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 378 KB

Comprehensive Study on Negative Capacita

✍ Shu-Jau Chang; Jenn-Gwo Hwu 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 372 KB