✦ LIBER ✦

Instruction cache organisation for embedded low-power processors

✍ Scribed by Jung, Changwoo; Kim, Jihong

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Instruction-level power consumption esti

✍ S. Nikolaidis; Th. Laopoulos 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 86 KB

Low-power design for embedded processors

✍ Moyer, B. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 129 KB

Cache Performance Research for Embedded

✍ Chenxu Wang; Jiamin Zheng; Mingyan Yu 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 186 KB

Low-power L2 cache design for multi-core

✍ Chung, C.-M.; Kim, J. 📂 Article 📅 2010 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 132 KB

A low-power-consumption architecture for

✍ Yukihiro Yoshida; Bao-Yu Song; Hiroyuki Okuhata; Takao Onoye; Isao Shirakawa 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 131 KB

Transforming binary code for low-power e

✍ Petrov, P.; Orailoglu, A. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 204 KB