✦ LIBER ✦

Low-power L2 cache design for multi-core processors

✍ Scribed by Chung, C.-M.; Kim, J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Access-mode predictions for low-power ca

✍ Zhichun Zhu; Xiaodong Zhang 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 387 KB

[IEEE 2010 International Conference on M

✍ Asaduzzaman, Abu; Rani, Manira; Sibai, Fadi N. 📂 Article 📅 2010 🏛 IEEE ⚖ 488 KB

Multi-code state assignment for low powe

✍ Wu, X.; Pedram, M.; Wang, L. 📂 Article 📅 2000 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 523 KB

Robust low-order controller design for m

✍ Chaudhuri, B.; Ray, S.; Majumder, R. 📂 Article 📅 2009 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 911 KB

[IEEE 2012 17th Asia and South Pacific D

✍ Wei-Che Tseng, ; Chun Jason Xue, ; Qingfeng Zhuge, ; Jingtong Hu, ; Sha, Edwin H 📂 Article 📅 2012 🏛 IEEE ⚖ 212 KB

[IEEE 2012 17th Asia and South Pacific D

✍ Rawlins, Marisha; Gordon-Ross, Ann 📂 Article 📅 2012 🏛 IEEE ⚖ 139 KB