✦ LIBER ✦

Access-mode predictions for low-power cache design

✍ Scribed by Zhichun Zhu; Xiaodong Zhang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-power L2 cache design for multi-core

✍ Chung, C.-M.; Kim, J. 📂 Article 📅 2010 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 132 KB

Dynamic zero-sensitivity scheme for low-

✍ Yen-Jen Chang; Feipei Lai 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 204 KB

Lateral phase change random access memor

✍ F. Merget; D. H. Kim; P. Haring Bolivar; H. Kurz 📂 Article 📅 2006 🏛 Springer-Verlag 🌐 English ⚖ 331 KB

A Design-Oriented Combined Approach for

✍ El Aroudi, A.; Rodriguez, E.; Leyva, R.; Alarcon, E. 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 553 KB

Design and analysis of low‐power access

✍ Krishna M. Sivalingam; Jyh‐Cheng Chen; Prathima Agrawal; Mani B. Srivastava 📂 Article 📅 2000 🏛 Springer 🌐 English ⚖ 217 KB

Design techniques for low-power systems

✍ Paul J.M Havinga; Gerard J.M Smit 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 420 KB