✦ LIBER ✦

Instruction-level power consumption estimation of embedded processors for low-power applications

✍ Scribed by S. Nikolaidis; Th. Laopoulos

Book ID: 114288223
Publisher: Elsevier Science
Year: 2002
Tongue: English
Weight: 86 KB
Volume: 24
Category: Article
ISSN: 0920-5489
DOI: 10.1016/s0920-5489(02)00008-9

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A low-power-consumption architecture for

A low-power-consumption architecture for embedded processors

✍ Yukihiro Yoshida; Bao-Yu Song; Hiroyuki Okuhata; Takao Onoye; Isao Shirakawa 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 131 KB

Low-power branch target buffer for appli

Low-power branch target buffer for application-specific embedded processors

✍ Petrov, P.; Orailoglu, A. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 162 KB

Evaluation and choice of various brånch

Evaluation and choice of various brånch predictors for low-power embedded processor

✍ DongRui Fan; HongBo Yang; GuangRong Gao; RongCai Zhao 📂 Article 📅 2003 🏛 Springer 🌐 English ⚖ 798 KB

Measurement of current variations for th

Measurement of current variations for the estimation of software-related power consumption [embedded processing circuits]

✍ Laopoulos, T.; Neofotistos, P.; Kosmatopoulos, C.A.; Nikolaidis, S. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 400 KB

Low-power design approach of 11FO4 256-K

Low-power design approach of 11FO4 256-Kbyte embedded SRAM for the synergistic processor element of a Cell processor

✍ Asano, T.; Silberman, J.; Dhong, S.H.; Takahashi, O.; White, M.; Cottier, S.; Na 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 192 KB

Low-power architecture with scratch-pad

Low-power architecture with scratch-pad memory for accelerating embedded applications with run-time reuse

✍ Milidonis, A.; Porpodas, V.; Alachiotis, N.; Kakarountas, A.P.; Michail, H.; Pan 📂 Article 📅 2009 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 871 KB