✦ LIBER ✦

Input Vector Reordering for Leakage Power Reduction in FPGAs

✍ Scribed by Hassan, H.; Anis, M.; Elmasry, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Exact and Heuristic Approaches to Input

✍ Feng Gao; Hayes, J.P. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 301 KB

Leakage current reduction in CMOS VLSI c

✍ Abdollahi, A.; Fallah, F.; Pedram, M. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 552 KB

A combined gate replacement and input ve

✍ Lin Yuan; Gang Qu 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 581 KB

Memory accesses reordering for interconn

✍ Masselos, K.; Theoharis, S.; Merakos, P.; Stouraitis, T.; Goutis, C.E. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 392 KB

Leakage Power Reduction Techniques in De

✍ M.Geetha Priya; K. Baskaran; D. Krishnaveni 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 461 KB

DFT and Minimum Leakage Pattern Generati

✍ Wei-Chung Kao; Wei-Shun Chuang; Hsiu-Ting Lin; Li, J.C.-M.; Manquinho, V. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 672 KB