✦ LIBER ✦

Leakage current reduction in CMOS VLSI circuits by input vector control

✍ Scribed by Abdollahi, A.; Fallah, F.; Pedram, M.

Book ID: 120321386
Publisher: IEEE
Year: 2004
Tongue: English
Weight: 552 KB
Volume: 12
Category: Article
ISSN: 1063-8210
DOI: 10.1109/TVLSI.2003.821546

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Minimizing and Exploiting Leakage in VLS

Minimizing and Exploiting Leakage in VLSI Design || Simultaneous Input Vector Control and Circuit Modification

✍ Jayakumar, Nikhil; Paul, Suganth; Garg, Rajesh; Gulati, Kanupriya; Khatri, Sunil 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 232 KB

Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today

A combined gate replacement and input ve

A combined gate replacement and input vector control approach for leakage current reduction

✍ Lin Yuan; Gang Qu 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 581 KB

Prolog to: Leakage current mechanisms an

Prolog to: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits

✍ Falk, H. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 147 KB

Standby power consumption estimation by

Standby power consumption estimation by interacting leakage current mechanisms in nanoscaled CMOS digital circuits

✍ Paulo F. Butzen; Leomar S. da Rosa Jr; Erasmo J.D. Chiappetta Filho; André I. Re 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 797 KB

Leakage currents are gaining importance as design parameters in nanometer CMOS technologies. A novel leakage current estimation method, which takes into account the dependency of leakage mechanisms, is proposed for general CMOS complex gates, including non-series-parallel transistor arrangements, no

Reduction of power consumption in scan-b

Reduction of power consumption in scan-based circuits during test application by an input control technique

✍ Tsung-Chu Huang; Kuen-Jong Lee 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 247 KB

[IEEE Comput. Soc . 17th International C

[IEEE Comput. Soc . 17th International Conference on VLSI Design - Mumbai, India (5-9 Jan. 2004)] 17th International Conference on VLSI Design. Proceedings. - A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors

✍ Hanchate, N.; Ranganathan, N. 📂 Article 📅 2004 🏛 IEEE Comput. Soc 🌐 English ⚖ 317 KB