✦ LIBER ✦

InP double-layer gate MISFET technology for VLSIs

✍ Scribed by Hideki Hasegawa

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

High transconductance InP MISFET'S with

✍ P. Dimitriou; G. Post; A. Scavennec; N. Duhamel; M. Lorans 📂 Article 📅 1985 🏛 Elsevier Science ⚖ 248 KB

Optimization of the InP/SiO2 interface t

✍ Mathieu Petitjean; Nicole Proust; Jean-François Chapeaublanc; Jérôme Perrin 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 523 KB

InP double-hetero bipolar transistor tec

✍ Nils G. Weimann; V. Houtsma; Y. Yang; J. Frackoviak; A. Tate; J. Chen; J. Weiner 📂 Article 📅 2006 🏛 John Wiley and Sons 🌐 English ⚖ 280 KB

4459740 Method for manufacturing VLSI co

✍ Ulrich Schwabe; Erwin Jacobs; Adolf Scheibe 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 99 KB

New suspended gate FET technology for ph

✍ H. Lorenz; M. Peschke; H. Riess; J. Janata; I. Eisele 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 351 KB

Electrical and optical characteristics o

✍ T Sawada; H Hasegawa; H Ohno 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 556 KB