𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Influence of flip-chip assembly on on-chip spiral inductor

✍ Scribed by Nobuyuki Itoh; Minoru Nagata; Sadayuki Yoshitomi

Publisher
John Wiley and Sons
Year
2004
Tongue
English
Weight
465 KB
Volume
14
Category
Article
ISSN
1096-4290

No coin nor oath required. For personal study only.

✦ Synopsis

The influence of flip-chip assembly on a 2.4-GHz fully integrated Voltage Controlled Oscillator (VCO) is studied. Oscillation frequency and phase noise differ by 17.7% and 9.4 dB, respectively, between flip-chip assembly and package. Measurement and simulation are compared and show excellent agreement. Mutual inductance is found to be the origin of the degradation of the inductor's characteristics.

📜 SIMILAR VOLUMES

On-chip spiral inductor with novel gradu
On-chip spiral inductor with novel gradually changed structure
✍ Jing Liu; Yanling Shi; Xiuzhi Wen; Dawei Chen; Tian-Xing Luo; Hao Huang; Hongbo 📂 Article 📅 2008 🏛 John Wiley and Sons 🌐 English ⚖ 434 KB

## Abstract On‐chip spiral inductors with sufficient quality factors are very important in many RF circuits. Based on the magnetic field intensity of a spiral inductor increasing gradually from outside to inside, this article presents a novel inductor structure with gradually changed metal width an

Characterization of on-chip miniature mu
Characterization of on-chip miniature multilayer spiral inductors for RFICS
✍ Jian-Yong Xie; Wen-Yan Yin; Jinglin Shi; Kai Kang; Zhizhang David Chen 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 436 KB

## Abstract Several existing closed‐form equations for calculating DC inductance and resistance of single‐spiral inductors are examined at first, and the most accurate formula is chosen for characterizing the DC inductance of multilayer spiral inductors. The partial element equivalent circuit (PEEC

Scalable distributed-capacitance model f
Scalable distributed-capacitance model for silicon on-chip spiral inductors
✍ Fengyi Huang; Jingxue Lu; Nan Jiang 📂 Article 📅 2006 🏛 John Wiley and Sons 🌐 English ⚖ 184 KB

## Abstract We present physics‐based modeling for silicon on‐chip spiral inductors, taking into account the coupling capacitance between metal spirals. The coupling capacitance __C__~__p__~ is calculated using a distributed‐capacitance model based on finite‐element analysis. As demonstrated for a s

Characterization of on-chip miniature mu
Characterization of on-chip miniature multi-layer spiral inductors for RFICs
✍ Jian-Yong Xie; Wen-Yan Yin; Jinglin Shi; Kai Kang; Zhizhang (David) Chen 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 419 KB

## Abstract Several existing closed‐form equations for calculating DC inductance and resistance of single‐spiral inductors are examined at first, and the most accurate formula is chosen for characterizing the DC inductance of multi‐layer spiral inductors. The partial element equivalent circuit (PEE

Model description and parameter extracti
Model description and parameter extraction of on-chip spiral inductors for MMICs
✍ W. Y. Yin; S. J. Pan; L. W. Li; Y. B. Gan 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 216 KB

A statistical description of the global performance of on-chip spiral inductors, based on extensive measurement is presented. These inductors were fabricated with different turn numbers or track lengths/track widths, but with the same spacing. From the S parameters measured using a de-embedding tech

Enhancement of broadband performance for
Enhancement of broadband performance for on-chip spiral inductors with inner-patterned-ground
✍ Jinglin Shi; Sheng Sun; Yong Zhong Xiong; Wooi Gan Yeoh; Kiat Seng Yeo 📂 Article 📅 2008 🏛 John Wiley and Sons 🌐 English ⚖ 451 KB

## Abstract A set of on‐chip spiral inductors with novel inner‐patterned‐ground (IPG) is presented in this article to enhance the broadband performance. By grounding the simple center metal cross, the IPG structure, an additional inner ground path is formed, the input impedance of the spiral induct