coupled cylindrical striplines and microstrip lines filled with multilayered dielectrics. The salient advantages of this method are that it is simpler and more flexible for applications, and it has a much lower-order matrix equation, smaller computational contents, and higher accuracy if the spline-
Model description and parameter extraction of on-chip spiral inductors for MMICs
✍ Scribed by W. Y. Yin; S. J. Pan; L. W. Li; Y. B. Gan
- Publisher
- John Wiley and Sons
- Year
- 2004
- Tongue
- English
- Weight
- 216 KB
- Volume
- 14
- Category
- Article
- ISSN
- 1096-4290
No coin nor oath required. For personal study only.
✦ Synopsis
A statistical description of the global performance of on-chip spiral inductors, based on extensive measurement is presented. These inductors were fabricated with different turn numbers or track lengths/track widths, but with the same spacing. From the S parameters measured using a de-embedding technique, the inductance L, Q factor, self-resonance frequency, and figure-of-merit indicator (FMI) of these inductors are determined. Various local scalable formulas are obtained in order to describe the features of these inductors. Based on extensive parametric studies, certain ways to improve these inductor performances can be found.
📜 SIMILAR VOLUMES
## Abstract We present physics‐based modeling for silicon on‐chip spiral inductors, taking into account the coupling capacitance between metal spirals. The coupling capacitance __C__~__p__~ is calculated using a distributed‐capacitance model based on finite‐element analysis. As demonstrated for a s
## Abstract Several existing closed‐form equations for calculating DC inductance and resistance of single‐spiral inductors are examined at first, and the most accurate formula is chosen for characterizing the DC inductance of multilayer spiral inductors. The partial element equivalent circuit (PEEC
## Abstract Several existing closed‐form equations for calculating DC inductance and resistance of single‐spiral inductors are examined at first, and the most accurate formula is chosen for characterizing the DC inductance of multi‐layer spiral inductors. The partial element equivalent circuit (PEE
## Abstract A set of on‐chip spiral inductors with novel inner‐patterned‐ground (IPG) is presented in this article to enhance the broadband performance. By grounding the simple center metal cross, the IPG structure, an additional inner ground path is formed, the input impedance of the spiral induct
## Abstract An improved equivalent lumped‐element circuit model for predicting the transmission characteristics of spiral inductors is presented in this Letter. The improved model can simulate the forward transmission coefficient more accurately than the traditional model. By adding a shunt RC arm,