𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Characterization of on-chip miniature multi-layer spiral inductors for RFICs

✍ Scribed by Jian-Yong Xie; Wen-Yan Yin; Jinglin Shi; Kai Kang; Zhizhang (David) Chen

Publisher
John Wiley and Sons
Year
2007
Tongue
English
Weight
419 KB
Volume
49
Category
Article
ISSN
0895-2477

No coin nor oath required. For personal study only.

✦ Synopsis

Abstract

Several existing closed‐form equations for calculating DC inductance and resistance of single‐spiral inductors are examined at first, and the most accurate formula is chosen for characterizing the DC inductance of multi‐layer spiral inductors. The partial element equivalent circuit (PEEC) method is implemented for computing their frequency‐dependent (AC) resistance and inductance. To validate our calculated results, we designed and fabricated some multi‐layer spiral inductors using standard 0.18 μ__m__ CMOS technology. The on‐chip measurements are carried out so as to obtain two‐port S‐parameters of these inductors. Excellent agreements are obtained between the calculated and experimental results, which include DC and low‐frequency inductances of three‐, four‐, and fiver‐layer spiral inductors, respectively. © 2007 Wiley Periodicals, Inc. Microwave Opt Technol Lett 49: 2932–2936, 2007; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.22917

📜 SIMILAR VOLUMES

Characterization of on-chip miniature mu
Characterization of on-chip miniature multilayer spiral inductors for RFICS
✍ Jian-Yong Xie; Wen-Yan Yin; Jinglin Shi; Kai Kang; Zhizhang David Chen 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 436 KB

## Abstract Several existing closed‐form equations for calculating DC inductance and resistance of single‐spiral inductors are examined at first, and the most accurate formula is chosen for characterizing the DC inductance of multilayer spiral inductors. The partial element equivalent circuit (PEEC

Spiral inductors fabricated on multi-lay
Spiral inductors fabricated on multi-layered Bragg reflector for Si-based RF IC applications
✍ Linh Mai; Hae-il Song; Le Minh Tuan; Pham Van Su; Giwan Yoon 📂 Article 📅 2006 🏛 John Wiley and Sons 🌐 English ⚖ 177 KB

## Abstract In this paper, for the first time, a novel physical structure of planar spiral inductors fabricated on a multilayered Bragg reflector is proposed. The multilayered Bragg reflector (BR) was fabricated on Si substrate. The effects of the multilayered Bragg reflector and inductor patterns

Model description and parameter extracti
Model description and parameter extraction of on-chip spiral inductors for MMICs
✍ W. Y. Yin; S. J. Pan; L. W. Li; Y. B. Gan 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 216 KB

A statistical description of the global performance of on-chip spiral inductors, based on extensive measurement is presented. These inductors were fabricated with different turn numbers or track lengths/track widths, but with the same spacing. From the S parameters measured using a de-embedding tech

Enhancement of broadband performance for
Enhancement of broadband performance for on-chip spiral inductors with inner-patterned-ground
✍ Jinglin Shi; Sheng Sun; Yong Zhong Xiong; Wooi Gan Yeoh; Kiat Seng Yeo 📂 Article 📅 2008 🏛 John Wiley and Sons 🌐 English ⚖ 451 KB

## Abstract A set of on‐chip spiral inductors with novel inner‐patterned‐ground (IPG) is presented in this article to enhance the broadband performance. By grounding the simple center metal cross, the IPG structure, an additional inner ground path is formed, the input impedance of the spiral induct