✦ LIBER ✦

IEEE Standard for Verilog Register Transfer Level Synthesis

Book ID: 115469559
Publisher: IEEE
Year: 2002
Weight: 541 KB
Series: undefined series for scimag
Volume: 0
Category: Article
DOI: 10.1109/ieeestd.2002.94220

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

1364.1-2002 IEEE Standard for Verilog Re

1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis

📂 Library 📅 2002 🏛 IEEE 🌐 English ⚖ 509 KB

Standard syntax and semantics for VerilogR HDL-based RTL synthesis are described in this standard.

1076.6-1999 IEEE Standard for VHDL Regis

1076.6-1999 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis

📂 Library 📅 2000 🏛 IEEE 🌐 English ⚖ 244 KB

A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.

Phantom redundancy: a register transfer

Phantom redundancy: a register transfer level technique for gracefully degradable data path synthesis

✍ Karri, R.; Iyer, B.; Koren, I. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 376 KB

Efficient Design for Testability Solutio

Efficient Design for Testability Solution Based on Unsatisfiability for Register-Transfer Level Circuits

✍ Lingappan, L.; Jha, N.K. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 252 KB

A calorimeter for μW level optical power

A calorimeter for μW level optical power transfer standard

✍ Suzuki, Y.; Chida, N.; Komiyama, M. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 403 KB

Optimal register sharing for high-level

Optimal register sharing for high-level synthesis of SSA form programs

✍ Brisk, P.; Dabiri, F.; Jafari, R.; Sarrafzadeh, M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 232 KB