✦ LIBER ✦

1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis

Book ID: 127406990
Publisher: IEEE
Year: 2002
Tongue: English
Weight: 509 KB
Category: Library
ISBN-13: 9780738135014

No coin nor oath required. For personal study only.

✦ Synopsis

Standard syntax and semantics for VerilogR HDL-based RTL synthesis are described in this standard.

📜 SIMILAR VOLUMES

IEEE Standard for Verilog Register Trans

IEEE Standard for Verilog Register Transfer Level Synthesis

📂 Article 📅 2002 🏛 IEEE ⚖ 541 KB

1076.6-1999 IEEE Standard for VHDL Regis

1076.6-1999 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis

📂 Library 📅 2000 🏛 IEEE 🌐 English ⚖ 244 KB

A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.

Phantom redundancy: a register transfer

Phantom redundancy: a register transfer level technique for gracefully degradable data path synthesis

✍ Karri, R.; Iyer, B.; Koren, I. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 376 KB