✦ LIBER ✦

1076.6-1999 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis

Book ID: 127400181
Publisher: IEEE
Year: 2000
Tongue: English
Weight: 244 KB
Category: Library
ISBN-13: 9780738118192

No coin nor oath required. For personal study only.

✦ Synopsis

A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.

📜 SIMILAR VOLUMES

IEEE Standard for Verilog Register Trans

IEEE Standard for Verilog Register Transfer Level Synthesis

📂 Article 📅 2002 🏛 IEEE ⚖ 541 KB

1364.1-2002 IEEE Standard for Verilog Re

1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis

📂 Library 📅 2002 🏛 IEEE 🌐 English ⚖ 509 KB

Standard syntax and semantics for VerilogR HDL-based RTL synthesis are described in this standard.

Phantom redundancy: a register transfer

Phantom redundancy: a register transfer level technique for gracefully degradable data path synthesis

✍ Karri, R.; Iyer, B.; Koren, I. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 376 KB

[IEEE Comput. Soc Design, Automation and

[IEEE Comput. Soc Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings - Munich, Germany (9-12 March 1999)] Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078) - Accounting for various register allocation schemes during post-synthesis verification of RTL designs

✍ Mansouri, N.; Vemuri, R. 📂 Article 📅 1999 🏛 IEEE Comput. Soc ⚖ 133 KB