✦ LIBER ✦

Efficient Design for Testability Solution Based on Unsatisfiability for Register-Transfer Level Circuits

✍ Scribed by Lingappan, L.; Jha, N.K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A design-for-testability technique for r

✍ Ghosh, I.; Raghunathan, A.; Jha, N.K. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 355 KB

A Nonscan Design-for-Testability Method

✍ Fujiwara, H.; Iwata, H.; Yoneda, T.; Chia Yee Ooi 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 990 KB

Design for Testability Techniques at the

✍ Sujit Dey; Anand Raghunathan; Kenneth D. Wagner 📂 Article 📅 1998 🏛 Springer US 🌐 English ⚖ 72 KB

RGB Small Molecules Based on a Bipolar M

✍ Liang Yao; Dr. Shanfeng Xue; Qi Wang; Wenyue Dong; Prof. Wei Yang; Prof. Hongbin 📂 Article 📅 2012 🏛 John Wiley and Sons 🌐 English ⚖ 538 KB

[IEEE 21st International Conference on V

✍ Sambamurthy, Sriram; Abraham, Jacob A.; Tupuri, Raghuram S. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 595 KB

[IEEE 13th IEEE Symposium on Design and

✍ Yang, Bo; Xu, Thomas Canhao; Santti, Tero; Plosila, Juha 📂 Article 📅 2010 🏛 IEEE ⚖ 315 KB