𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Vienna, Austria (2010.04.14-2010.04.16)] 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Tree-model based mapping for energy-efficient and low-latency Network-on-Chip

✍ Scribed by Yang, Bo; Xu, Thomas Canhao; Santti, Tero; Plosila, Juha

Book ID: 115541661
Publisher: IEEE
Year: 2010
Weight: 315 KB
Volume: 0
Category: Article
ISBN: 1424466121
DOI: 10.1109/ddecs.2010.5491789

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 13th IEEE Symposium on Design and

[IEEE 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Vienna, Austria (2010.04.14-2010.04.16)] 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Evolutionary circuit design: Tutorial

✍ Sekanina, Lukas 📂 Article 📅 2010 🏛 IEEE ⚖ 302 KB

[IEEE 13th IEEE Symposium on Design and

[IEEE 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Vienna, Austria (2010.04.14-2010.04.16)] 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Synthesizing multiplier in reversible logic

✍ Offermann, Sebastian; Wille, Robert; Dueck, Gerhard W.; Drechsler, Rolf 📂 Article 📅 2010 🏛 IEEE ⚖ 440 KB

[IEEE 13th IEEE Symposium on Design and

[IEEE 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Vienna, Austria (2010.04.14-2010.04.16)] 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Automated SEU fault emulation using partial FPGA reconfiguration

✍ Legat, Uros; Biasizzo, Anton; Novak, Franc 📂 Article 📅 2010 🏛 IEEE ⚖ 472 KB

[IEEE 13th IEEE Symposium on Design and

[IEEE 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Vienna, Austria (2010.04.14-2010.04.16)] 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Modern fault tolerant architectures based on partial dynamic reconfiguration in FPGAs

✍ Straka, Martin; Kastil, Jan; Kotasek, Zdenek 📂 Article 📅 2010 🏛 IEEE ⚖ 293 KB

[IEEE 13th IEEE Symposium on Design and

[IEEE 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Vienna, Austria (2010.04.14-2010.04.16)] 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Combined matched filter and arbitrary interpolator for symbol timing synchronization in SDR receivers

✍ Awan, Mehmood-ur-Rehman; Koch, Peter 📂 Article 📅 2010 🏛 IEEE ⚖ 530 KB

[IEEE 13th IEEE Symposium on Design and

[IEEE 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Vienna, Austria (2010.04.14-2010.04.16)] 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - A novel SRAM-based FPGA architecture for defect and fault tolerance of configurable logic blocks

✍ Lahrach, Farid; Abdaoui, Abderrazek; Doumar, Abderrahim; Chatelet, Eric 📂 Article 📅 2010 🏛 IEEE ⚖ 336 KB