𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - CodSim - a combined delay fault simulator

✍ Scribed by Wangqi Qiu, ; Xiang Lu, ; Zhuo Li, ; Walker, M.H.; Weiping Shi,

Book ID: 127348907
Publisher: IEEE Comput. Soc
Year: 2003
Weight: 277 KB
Category: Article
ISBN-13: 9780769520421
DOI: 10.1109/dftvs.2003.1250098

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Fault tolerant multi-layer neural networks with GA training

✍ Eiko Sugawara, ; Masaru Fukushi, ; Susurnu Horiguchi, 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 337 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Heterogeneous redundancy for fault and defect tolerance with complexity independent area overhead

✍ Kumar, V.V.; Lach, J. 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 225 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Fault tolerant design of combinational and sequential logic based on a parity check code

✍ Almukhaizim, S.; Makris, Y. 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 259 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Techniques for transient fault sensitivity analysis and reduction in VLSI circuits

✍ Maheshwari, A.; Koren, I.; Burleson, N. 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 293 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Fault recovery based on checkpointing for hard real-time embedded systems

✍ Ying Zhang, ; Krishnendu Chakrabarty, 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 253 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Soft-error detection using control flow assertions

✍ Goloubeva, O.; Rebaudengo, M.; Sonza Reorda, M.; Violante, M. 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 243 KB