𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Soft-error detection using control flow assertions

✍ Scribed by Goloubeva, O.; Rebaudengo, M.; Sonza Reorda, M.; Violante, M.

Book ID: 121269621
Publisher: IEEE Comput. Soc
Year: 2003
Weight: 243 KB
Category: Article
ISBN-13: 9780769520421
DOI: 10.1109/DFTVS.2003.1250158

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - A single error correcting and double error detecting coding scheme for computer memory systems

✍ Lala, P.K. 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 209 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Heterogeneous redundancy for fault and defect tolerance with complexity independent area overhead

✍ Kumar, V.V.; Lach, J. 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 225 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Techniques for transient fault sensitivity analysis and reduction in VLSI circuits

✍ Maheshwari, A.; Koren, I.; Burleson, N. 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 293 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Fault tolerant design of combinational and sequential logic based on a parity check code

✍ Almukhaizim, S.; Makris, Y. 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 259 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Dependability analysis using a fault injection tool based on synthesizability of HDL models

✍ Zarandi, H.R.; Miremadi, S.G.; Ejlali, A. 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 299 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Hybrid BIST time minimization for core-based systems with STUMPS architecture

✍ Jervan, G.; Eles, P.; Peng, Z.; Ubar, R.; Jenihhin, M. 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 233 KB