✦ LIBER ✦

[IEEE Comput. Soc 16th IEEE VLSI Test Symposium - Monterey, CA, USA (26-30 April 1998)] Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231) - Using verification technology for validation coverage analysis and test generation

✍ Scribed by Moundanos, D.; Abraham, J.A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Comput. Soc 16th IEEE VLSI Test Sy

✍ Hertwig, A.; Hellebrand, S.; Wunderlich, H.-J. 📂 Article 📅 1998 🏛 IEEE Comput. Soc 🌐 English ⚖ 40 KB

[IEEE Comput. Soc 16th IEEE VLSI Test Sy

✍ van de Goor, A.J.; Hamdioui, S. 📂 Article 📅 1998 🏛 IEEE Comput. Soc ⚖ 269 KB

[IEEE Comput. Soc 16th IEEE VLSI Test Sy

✍ Kyung Tek Lee, ; Nordquist, C.; Abraham, J.A. 📂 Article 📅 1998 🏛 IEEE Comput. Soc ⚖ 210 KB

[IEEE Comput. Soc 16th IEEE VLSI Test Sy

✍ Rajski, J.; Tyszer, J. 📂 Article 📅 1998 🏛 IEEE Comput. Soc 🌐 English ⚖ 205 KB

[IEEE Comput. Soc 16th IEEE VLSI Test Sy

✍ Iyengar, V.; Chakrabarty, K.; Murray, B.T. 📂 Article 📅 1998 🏛 IEEE Comput. Soc 🌐 English ⚖ 216 KB

[IEEE Comput. Soc 16th IEEE VLSI Test Sy

✍ Kavousianos, X.; Nikolos, D. 📂 Article 📅 1998 🏛 IEEE Comput. Soc ⚖ 355 KB