𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE 2010 IEEE International High Level Design Validation and Test Workshop (HLDVT) - Anaheim, FL, USA (2010.06.10-2010.06.12)] 2010 IEEE International High Level Design Validation and Test Workshop (HLDVT) - Analysis of range and precision for fixed-point linear arithmetic circuits with feedbacks

✍ Scribed by Sarbishei, O.; Pang, Y.; Radecka, K.

Book ID: 118257578
Publisher: IEEE
Year: 2010
Weight: 784 KB
Volume: 0
Category: Article
ISBN: 1424478057
DOI: 10.1109/hldvt.2010.5496667

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2010 IEEE International High Level

[IEEE 2010 IEEE International High Level Design Validation and Test Workshop (HLDVT) - Anaheim, FL, USA (2010.06.10-2010.06.12)] 2010 IEEE International High Level Design Validation and Test Workshop (HLDVT) - Semi-formal functional verification by EFSM traversing via NuSMV

✍ Di Guglielmo, Giuseppe; Fummi, Franco; Pravadelli, Graziano; Soffia, Stefano; Ro 📂 Article 📅 2010 🏛 IEEE ⚖ 561 KB

[IEEE 2012 IEEE International High Level

[IEEE 2012 IEEE International High Level Design Validation and Test Workshop (HLDVT) - Huntington Beach, CA, USA (2012.11.9-2012.11.10)] 2012 IEEE International High Level Design Validation and Test Workshop (HLDVT) - A functional test generation technique for RTL datapaths

✍ Alizadeh, Bijan; Fujita, Masahiro 📂 Article 📅 2012 🏛 IEEE ⚖ 544 KB

[IEEE 2012 IEEE International High Level

[IEEE 2012 IEEE International High Level Design Validation and Test Workshop (HLDVT) - Huntington Beach, CA, USA (2012.11.9-2012.11.10)] 2012 IEEE International High Level Design Validation and Test Workshop (HLDVT) - Emulation in post-silicon validation: It's not just for functionality anymore

✍ Balston, Kyle; Hu, Alan J.; Wilton, Steven J. E.; Nahir, Amir 📂 Article 📅 2012 🏛 IEEE ⚖ 959 KB

[IEEE 2012 IEEE International High Level

[IEEE 2012 IEEE International High Level Design Validation and Test Workshop (HLDVT) - Huntington Beach, CA, USA (2012.11.9-2012.11.10)] 2012 IEEE International High Level Design Validation and Test Workshop (HLDVT) - A flexible modeling environment for a NoC-based multicore architecture

✍ Lemaire, Romain; Thuries, Sebastien; Heiztmann, Frederic 📂 Article 📅 2012 🏛 IEEE ⚖ 970 KB

[IEEE 2012 IEEE International High Level

[IEEE 2012 IEEE International High Level Design Validation and Test Workshop (HLDVT) - Huntington Beach, CA, USA (2012.11.9-2012.11.10)] 2012 IEEE International High Level Design Validation and Test Workshop (HLDVT) - Automatic generation of Verilog bus transactors from natural language protocol specifications

✍ Harris, Ian G. 📂 Article 📅 2012 🏛 IEEE ⚖ 469 KB

[IEEE 2008 IEEE International High Level

[IEEE 2008 IEEE International High Level Design Validation and Test Workshop (HLDVT) - Incline Village, NV, USA (2008.11.19-2008.11.21)] 2008 IEEE International High Level Design Validation and Test Workshop - The role of parallel simulation in functional verification

✍ Guglielmo, Giuseppe Di; Fummi, Franco; Hampton, Mark; Pravadelli, Graziano; Stef 📂 Article 📅 2008 🏛 IEEE ⚖ 365 KB