✦ LIBER ✦

High-Voltage-Tolerant ESD Clamp Circuit With Low Standby Leakage in Nanoscale CMOS Process

✍ Scribed by Ming-Dou Ker; Chun-Yu Lin

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low leakage 3×VDD-tolerant ESD detection

✍ ZhaoNian Yang, HongXia Liu, ShuLong Wang 📂 Article 📅 2013 🏛 SP Science China Press 🌐 English ⚖ 649 KB

Overview on ESD protection design for mi

✍ Ming-Dou Ker; Wei-Jen Chang 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 729 KB

Design of 2VDD-Tolerant Power-Rail ESD C

✍ Chang-Tzu Wang; Ming-Dou Ker 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 851 KB

Ultra-High-Voltage Charge Pump Circuit i

✍ Ker, Ming-Dou; Chen, Shih-Lun 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 716 KB

Design on the low-leakage diode string f

✍ Ming-Dou Ker; Wen-Yu Lo 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 444 KB

[IEEE 2012 IEEE Symposium on VLSI Circui

✍ Maeda, Noriaki; Komatsu, Shigenobu; Morimoto, Masao; Shimazaki, Yasuhisa 📂 Article 📅 2012 🏛 IEEE ⚖ 568 KB