𝔖 Bobbio Scriptorium

✦ LIBER ✦

High-voltage drain extended MOS transistors for 0.18-μm logic CMOS process

✍ Scribed by Mitros, J.C.; Chin-Yu Tsai; Shichijo, H.; Kunz, M.; Morton, A.; Goodpaster, D.; Mosher, D.; Efland, T.R.

Book ID: 114538790
Publisher: IEEE
Year: 2001
Tongue: English
Weight: 296 KB
Volume: 48
Category: Article
ISSN: 0018-9383
DOI: 10.1109/16.936703

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

High-voltage LDMOS transistors fully com

High-voltage LDMOS transistors fully compatible with a deep-submicron 0.35 μm CMOS process

✍ P.M. Santos; Vitor Costa; M.C. Gomes; Beatriz Borges; Mário Lança 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 586 KB

Impurity diffusion behavior of bipolar t

Impurity diffusion behavior of bipolar transistor under low-temperature furnace annealing and high-temperature RTA and its optimization for 0.5-μm Bi-CMOS process

✍ Norishima, M.; Iwai, H.; Niitsu, Y.; Maeguchi, K. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 854 KB

[IEEE ESSDERC 2007 - 37th European Solid

[IEEE ESSDERC 2007 - 37th European Solid State Device Research Conference - Muenchen, Germany (2007.09.11-2007.09.13)] ESSDERC 2007 - 37th European Solid State Device Research Conference - Lateral HV-MOS transistors (50V) for integration in a 0.18μm CMOS-process

✍ Grob, M.; Stoisiek, M.; Uhlig, T.; Ellmers, C.; Furnhammer, F. 📂 Article 📅 2007 🏛 IEEE ⚖ 677 KB

[IEEE 2007 IEEE International Symposium

[IEEE 2007 IEEE International Symposium on Circuits and Systems - New Orleans, LA (2007.05.27-2007.05.30)] 2007 IEEE International Symposium on Circuits and Systems - A High-Speed and Low-Power Voltage Controlled Oscillator in 0.18-μm CMOS Process

✍ Mostafa Savadi Oskooei, ; Ali Afzali-Kusha, ; Atarodi, S.M. 📂 Article 📅 2007 🏛 IEEE ⚖ 266 KB

[IEEE 2012 4th International High Speed

[IEEE 2012 4th International High Speed Intelligent Communication Forum (HSIC) - Nanjing, Jiangsu, China (2012.05.10-2012.05.11)] 2012 4th International High Speed Intelligent Communication Forum - A 7-bit 26-MS/s SAR ADC in 0.18 μm CMOS process for WSN application

✍ Yang, Ting; Li, Zhiqun 📂 Article 📅 2012 🏛 IEEE ⚖ 589 KB

[IEEE Proceedings of the 11th Internatio

[IEEE Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2004 - Taiwan (5-8 July 2004)] Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2004 (IEEE Cat. No.04TH8743) - ESD protection design for high-speed I/O interface of stub series terminated logic (SSTL) in a 0.25-μm salicided CMOS process

✍ Ming-Dou Ker, ; Che-Hao Chuang, 📂 Article 📅 2004 🏛 IEEE ⚖ 275 KB