High power silicon RF LDMOSFET technology for 2.1 GHz power amplifier applications
β Scribed by Xu, S.; Baiocchi, F.; Safar, H.; Lott, J.; Shibib, A.; Xie, Z.; Nigam, T.; Jones, B.; Thompson, B.; Desko, J.; Gammel, P.
- Book ID
- 114447991
- Publisher
- The Institution of Electrical Engineers
- Year
- 2004
- Tongue
- English
- Weight
- 459 KB
- Volume
- 151
- Category
- Article
- ISSN
- 1350-2409
No coin nor oath required. For personal study only.
π SIMILAR VOLUMES
This article describes the feasibility of a Power Amplifier (PA) in 0.13 lm CMOS technology from STMicroelectronics for high power applications. To obtain a high output power with a good linearity, a new topology called Stacked Folded Differential Structure (SFDS) is proposed. It allows obtaining si
We have developed a novel reconfigurable matching network based on the loaded-line technique. The network is composed of N-switched capacitors (N β«Ψβ¬ 4 -8) with a capacitance ratio of 4 -5:1 and is suitable for power amplifiers at 4 -18 GHz, or as an impedance tuner for noise parameter and load-pull
## Abstract In this article, a new onβchip power combining technique by using impedance matching Wilkinson power divider circuits will be presented. Two impedance matching Wilkinson power dividers are employed for matching the input and output impedances of the amplifier to 50 Ξ© as well as splittin