## Abstract The design of an RF‐power amplifier using the distributed network synthesis in order to achieve the required performance over an operating frequency range is presented. The transfer function of distributed matching circuits, which are useful for the design of RF‐power amplifiers, is der
A 4–18-GHz reconfigurable RF MEMS matching network for power amplifier applications
✍ Scribed by Tauno Vähä-Heikkilä; Gabriel M. Rebeiz
- Publisher
- John Wiley and Sons
- Year
- 2004
- Tongue
- English
- Weight
- 642 KB
- Volume
- 14
- Category
- Article
- ISSN
- 1096-4290
No coin nor oath required. For personal study only.
✦ Synopsis
We have developed a novel reconfigurable matching network based on the loaded-line technique. The network is composed of N-switched capacitors (N ؍ 4 -8) with a capacitance ratio of 4 -5:1 and is suitable for power amplifiers at 4 -18 GHz, or as an impedance tuner for noise parameter and load-pull measurements at 10 -28 GHz. The networks are very small, and offer better performance than double or triple stub matching networks. Extensive loss analysis indicates that the 8-element network has a loss of 0.5 dB at 4 -12 GHz, and less than 1.5 dB at 18 GHz, even when matching a 10⍀ output impedance to a 50⍀ load. As expected, the 4-element matching network has about half the loss of the 8-element network, but with much less impedance coverage. Both networks were simulated and measured in high VSWR conditions and can handle at least 500 mW of RF power at 4 -18 GHz. The application areas are in phased array antennas, reconfigurable power amplifiers, and wideband noise-parameter and load-pull measurement systems.
📜 SIMILAR VOLUMES
## Abstract In this article, a new on‐chip power combining technique by using impedance matching Wilkinson power divider circuits will be presented. Two impedance matching Wilkinson power dividers are employed for matching the input and output impedances of the amplifier to 50 Ω as well as splittin
## Abstract A concurrent 2.4/5.2‐GHz dual‐band monolithic low‐noise amplifier implemented with a 0.18‐μm mixed‐signal CMOS technology is reported for the first time. This LNA only consumed 3‐mW power, and achieved minimum noise figures of 3.3 and 3.26 dB and 2.4 and 5.2 GHz, respectively. Input and