Hybrid built-in self-test and test gener
โ Gert Jervan.
๐ Library
๐ English
โฆ LIBER โฆ
๐
High-level test generation and built-in self-test techniques for digital systems
โ Scribed by Gert Jervan.
- Tongue
- English
- Leaves
- 112
- Category
- Library
โฌ Acquire This Volume
No coin nor oath required. For personal study only.
๐ SIMILAR VOLUMES
System-Level Validation: High-Level Mode
โ Mingsong Chen, Xiaoke Qin, Heon-Mo Koo, Prabhat Mishra (auth.)
๐ Library
๐
2013
๐ Springer-Verlag New York
๐ English
<p>This book covers state-of-the art techniques for high-level modeling and validation of complex hardware/software systems, including those with multicore architectures. Readers will learn to avoid time-consuming and error-prone validation from the comprehensive coverage of system-level validation,
Arithmetic Built-In Self-Test for Embedd
โ Janusz Rajski
๐ Library
๐
1997
๐ Prentice Hall
๐ English
This is a true cutting-edge circuit design from industry which may lead to corporate relationship with Mentor Graphics. It is a book for professionals which has some small usage as a grad level text. It clusters well with many recent and upcoming titles in the heart of my signing target area. The MS
Built-in-Self-Test and Digital Self-Cali
โ Sleiman Bou-Sleiman, Mohammed Ismail (auth.)
๐ Library
๐
2012
๐ Springer-Verlag New York
๐ English
<p>This book will introduce design methodologies, known as Built-in-Self-Test (BiST) and Built-in-Self-Calibration (BiSC), which enhance the robustness of radio frequency (RF) and millimeter wave (mmWave) integrated circuits (ICs). These circuits are used in current and emerging communication, compu
High-voltage test techniques. General de
High-voltage test techniques. General de